Arduino A000053 Scheda Tecnica

Navigare online o scaricare Scheda Tecnica per Controller per unità periferiche Arduino A000053. Arduino A000053 peripheral controller Manuale Utente

  • Scaricare
  • Aggiungi ai miei manuali
  • Stampa
  • Pagina
    / 26
  • Indice
  • SEGNALIBRI
  • Valutato. / 5. Basato su recensioni clienti
Vedere la pagina 0
Features
• High Performance, Low Power AVR
®
8-Bit Microcontroller
• Advanced RISC Architecture
– 135 Powerful Instructions – Most Single Clock Cycle Execution
– 32 x 8 General Purpose Working Registers
– Fully Static Operation
– Up to 16 MIPS Throughput at 16 MHz
– On-Chip 2-cycle Multiplier
• Non-volatile Program and Data Memories
– 16/32K Bytes of In-System Self-Programmable Flash (ATmega16U4/ATmega32U4)
– 1.25/2.5K Bytes Internal SRAM (ATmega16U4/ATmega32U4)
– 512Bytes/1K Bytes Internal EEPROM (ATmega16U4/ATmega32U4)
– Write/Erase Cycles: 10,000 Flash/100,000 EEPROM
– Data retention: 20 years at 85°C/ 100 years at 25°C
(1)
– Optional Boot Code Section with Independent Lock Bits
In-System Programming by On-chip Boot Program
True Read-While-Write Operation
All supplied parts are preprogramed with a default USB bootloader
– Programming Lock for Software Security
• JTAG (IEEE std. 1149.1 compliant) Interface
– Boundary-scan Capabilities According to the JTAG Standard
– Extensive On-chip Debug Support
– Programming of Flash, EEPROM, Fuses, and Lock Bits through the JTAG Interface
• USB 2.0 Full-speed/Low Speed Device Module with Interrupt on Transfer Completion
– Complies fully with Universal Serial Bus Specification Rev 2.0
– Supports data transfer rates up to 12 Mbit/s and 1.5 Mbit/s
– Endpoint 0 for Control Transfers: up to 64-bytes
– 6 Programmable Endpoints with IN or Out Directions and with Bulk, Interrupt or
Isochronous Transfers
– Configurable Endpoints size up to 256 bytes in double bank mode
– Fully independent 832 bytes USB DPRAM for endpoint memory allocation
– Suspend/Resume Interrupts
– CPU Reset possible on USB Bus Reset detection
– 48 MHz from PLL for Full-speed Bus Operation
– USB Bus Connection/Disconnection on Microcontroller Request
– Crystal-less operation for Low Speed mode
• Peripheral Features
– On-chip PLL for USB and High Speed Timer: 32 up to 96 MHz operation
– One 8-bit Timer/Counter with Separate Prescaler and Compare Mode
– Two 16-bit Timer/Counter with Separate Prescaler, Compare- and Capture Mode
– One 10-bit High-Speed Timer/Counter with PLL (64 MHz) and Compare Mode
– Four 8-bit PWM Channels
– Four PWM Channels with Programmable Resolution from 2 to 16 Bits
– Six PWM Channels for High Speed Operation, with Programmable Resolution from
2 to 11 Bits
– Output Compare Modulator
– 12-channels, 10-bit ADC (features Differential Channels with Programmable Gain)
– Programmable Serial USART with Hardware Flow Control
– Master/Slave SPI Serial Interface
8-bit
Microcontroller
with
16/32K Bytes of
ISP Flash
and USB
Controller
ATmega16U4
ATmega32U4
Preliminary
Summary
7766FS–AVR–11/10
Vedere la pagina 0
1 2 3 4 5 6 ... 25 26

Sommario

Pagina 1 - Features

Features• High Performance, Low Power AVR® 8-Bit Microcontroller• Advanced RISC Architecture– 135 Powerful Instructions – Most Single Clock Cycle Exec

Pagina 2

107766FS–AVR–11/10ATmega16/32U4(0xBE) TCNT4 Timer/Counter4 - Counter Register Low Byte(0xBD) TWAMR TWAM6 TWAM5 TWAM4 TWAM3 TWAM2 TWAM1 TWAM0 -(0xBC) T

Pagina 3

117766FS–AVR–11/10ATmega16/32U4(0x7C) ADMUX REFS1 REFS0 ADLAR MUX4 MUX3 MUX2 MUX1 MUX0(0x7B) ADCSRB ADHSM ACME MUX5 - ADTS3 ADTS2 ADTS1 ADTS0(0x7A) AD

Pagina 4

127766FS–AVR–11/10ATmega16/32U4Note: 1. For compatibility with future devices, reserved bits should be written to zero if accessed. Reserved I/O memor

Pagina 5

137766FS–AVR–11/10ATmega16/32U45. Instruction Set SummaryMnemonics Operands Description Operation Flags #ClocksARITHMETIC AND LOGIC INSTRUCTIONSADD Rd

Pagina 6

147766FS–AVR–11/10ATmega16/32U4BRVC k Branch if Overflow Flag is Cleared if (V = 0) then PC ← PC + k + 1 None 1/2BRIE k Branch if Interrupt Enabled

Pagina 7

157766FS–AVR–11/10ATmega16/32U4SPM Store Program Memory (Z) ← R1:R0 None -IN Rd, P In Port Rd ← PNone1OUT P, Rr Out Port P ← Rr None 1PUSH Rr Push Reg

Pagina 8

167766FS–AVR–11/10ATmega16/32U46. Ordering Information6.1 ATmega16U4Speed (MHz) Power Supply Ordering Code Default Oscillator Package Operation Rang

Pagina 9

177766FS–AVR–11/10ATmega16/32U46.2 ATmega32U4Speed (MHz) Power Supply Ordering Code Default Oscillator Package Operation Range162.7 - 5.5 VATmega32U

Pagina 10 - ATmega16/32U4

187766FS–AVR–11/10ATmega16/32U47. Packaging Information7.1 TQFP44

Pagina 11

197766FS–AVR–11/10ATmega16/32U47.2 QFN44

Pagina 12

27766FS–AVR–11/10ATmega16/32U4– Byte Oriented 2-wire Serial Interface– Programmable Watchdog Timer with Separate On-chip Oscillator– On-chip Analog Co

Pagina 13

207766FS–AVR–11/10ATmega16/32U48. ErrataThe revision letter in this section refers to the revision of the ATmega16U4/ATmega32U4device.8.1 ATmega16U4/A

Pagina 14

217766FS–AVR–11/10ATmega16/32U43. Timer 4 11-bits enhanced PWM modeTimer 4 11-bits enhanced mode is not functional.Problem Fix/work aroundNone.8.3 AT

Pagina 15

227766FS–AVR–11/10ATmega16/32U48.5 ATmega16U4/ATmega32U4 Rev A• Spike on TWI pins when TWI is enabled• High current consumption in sleep mode• Increas

Pagina 16

237766FS–AVR–11/10ATmega16/32U47. Timer 4 11-bits enhanced PWM modeTimer 4 11-bits enhanced mode is not functional.Problem Fix/work aroundNone.

Pagina 17

247766FS–AVR–11/10ATmega16/32U49. Datasheet Revision History for ATmega16U4/ATmega32U4Please note that the referring page numbers in this section are

Pagina 18

257766FS–AVR–11/10ATmega16/32U49.5 Rev. 7766B – 11/089.6 Rev. 7766A – 07/081.Added ATmega16U4 device.2.Created errata section and added ATmega16U4.3.U

Pagina 19

7766FS–AVR–11/10Atmel Corporation2325 Orchard ParkwaySan Jose, CA 95131USATel: (+1)(408) 441-0311Fax: (+1)(408) 487-2600 www.atmel.comAtmel Asia Limi

Pagina 20

37766FS–AVR–11/10ATmega16/32U41. Pin ConfigurationsFigure 1-1. Pinout ATmega16U4/ATmega32U42. OverviewThe ATmega16U4/ATmega32U4 is a low-power CMOS 8-

Pagina 21

47766FS–AVR–11/10ATmega16/32U42.1 Block DiagramFigure 2-1. Block DiagramThe AVR core combines a rich instruction set with 32 general purpose working r

Pagina 22

57766FS–AVR–11/10ATmega16/32U4channels 10-bit ADC with optional differential input stage with programmable gain, an on-chipcalibrated temperature sens

Pagina 23

67766FS–AVR–11/10ATmega16/32U4Only bits 6 and 7 are present on the product pinout.Port C also serves the functions of special features of the ATmega16

Pagina 24

77766FS–AVR–11/10ATmega16/32U42.2.11 UVCCUSB Pads Internal Regulator Input supply voltage.2.2.12 UCAPUSB Pads Internal Regulator Output supply voltage

Pagina 25

87766FS–AVR–11/10ATmega16/32U43. About3.1 DisclaimerTypical values contained in this datasheet are based on simulations and characterization ofother A

Pagina 26

97766FS–AVR–11/10ATmega16/32U44. Register SummaryAddress Name Bit 7 Bit 6 Bit 5 Bit 4 Bit 3 Bit 2 Bit 1 Bit 0 Page(0xFF) Reserved - - - - - - - -(0xFE

Commenti su questo manuale

Nessun commento